

The VA1^ò

Specifications





The Table of Contents

1. GENERAL	3
2. PHYSICAL	3
3. ELECTRICAL	4
4. PAD DESCRIPTION	6
5. FUNCTIONAL DESCRIPTION	9
6. NORMAL MODE OF OPERATION	10
7. OPERATION IN TEST MODE	11
8. USEFUL HINTS	12
9. BIAS CURRENT GENERATION	12



1. General

• Description:

128 channel low-noise/low power charge sensitive preamplifier-shaper circuit, with simultaneous sample and hold, multiplexed analogue readout and calibration facilities.

• Application Areas:

Silicon strip, or other semiconductor, detectors of higher capacitance (20-100 pF)

• Vendor:

Integrated Detector & Electronics AS (IDE AS), Veritasveien 9, 1322 Høvik, Norway.

> Phone: +47-67 55 18 18 Fax: +47-67 55 96 30 e-mail: Sales@ideas.no, http://www.ideas.no/

• Availability:

Available as unpackaged, wafer tested dices or mounted on hybrids (dedicated or standard designs). Normally stock goods.

2. Physical

- Process: $1.2 \ \mu m$ N-well CMOS, double-poly, double metal.
- Die size: 6.18 mm x 4.51 mm, thickness: ~ $600 \mu \text{m}$

Recommended chip pitch when several chips are mounted in cascade on a hybrid: 6.4 mm or more. That is; fits well with true 50 μ m pitch strip sensors.

• Input bonding pads:

Four rows. Normal connection to rows 1 and 2, redundant pads in rows 3 and 4.

Pad size:	50 µm x 90 µm	
Pad pitch:	91.2 µm	
Row pitch:	170 µm	(see. fig. 2&3)

• Output, control and power pads:

Single row.

Pad size:	90 µm x 90 µm	
Pad pitch:	200 µm	(see fig. 2)



3. Electrical

Power rails:	Vdd = +2.0V, Vss = -2.0V	
	Each with separate connections for analogue (and digital sections (dvdd, dvss) of the chip.	avdd and avss)
Back contact:	metalized, connect to avss (-2 V)	
Current draw:	Quiescent (typical values):	
	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Input bias currents:	Nominal values Minimal values ¹ (all driven to devices (e.g. resistors) referred to <u>avdd</u>)	
Peaking time:	pre_bias: 500 μA sha_bias: 22 μA ibuf: 140 μA (ibuf only during readout) Nominal: 1μs	pre_bias: 50 μA sha_bias: 5 μA ibuf: 40 μA
D	Adjustable: 1µs - 3µs	
Power dissipation:	Typical values Quiescent: 170 mW Peak 177 mW	Minimal: 68 mW

¹ at this conditions performance may vary from nominal specs



ESD Protection:	Inputs: Analogue out p & m : Controls (include. shift out b): ~ 300Ω series resistor and pro-	None None otection diodes to Vdd and Vss.
Input stage:	Input device: PMOS referen	iced to gnd
	Signal input potential: ~ -1.2	V to -1.3 V
	~ 12.5 mV/fC nominal with dif 2. Current gain is about 10 µA/fC eters like VFS, Sha_bias etc.	1 0
Linear range:	about \pm 10 MIP (can handle be 20 MIP in single polarity can be	oth signal polarities) be used with adjustment of VREF
Noise (ENC):	Typical values:	
	180 + 7.5/pF e ⁻ rms for 1 µsec 165 + 6.1/pF e ⁻ rms for 2 µsec	1 0
Readout:	Controlled via 128-bit (output)) shift register.
	Analogue outputs (outp, outm) connected in parallel to drive the differential, transimpedance and Max. read-out is 10 MHz, here the output buffer with to high car	ne inputs of an external, plifier. re care has to be taken not to load
	ge step applied via external 1.8 p input. 2 mV step represents 1 Some additional noise has to b mode due to serial resistance a Calibration signal can be given ne. The channel is selected via a sr.	MIP (=22400 e ⁻ or 3.6 fC). e taken into account in test nd additional capacitance. to one channel in a given chip



4. Pad Description

The output, control and power pads are listed below from top to bottom. (see chip plot on next page (Fig. 1.)

Pad name	Туре	Description	Nominal value
gnd	р	signal ground	0 V
dvdd	р	digital vdd	+2.0 V
dvss	р	digital vss	-2.0 V
delay_adjust	ai	not in use	connect to gnd
delay_on	di	not in use	connect to dvss
holdb	di	used to hold analogue data, see fig. 3.	Logical
dummy (hold)	di	*)	Logical
dreset	di	reset of digital part	Logical
dummy (dresetb)	di	*)	Logical
shift_in_b	di	start pulse for read-out	Logical
dummy (ck)	di	*)	Logical
ckb	di	clock for read-out register, see fig. 3.	Logical
shift_out_b	do	Signalling end of read-out. Can be	Logical
		used as shift_in_b for next chip.	
test_on	di	Turns chip into test-mode	Logical
avss	р	Analogue vss (+ chip backplane)	-2.0 V
pre_bias	ai	Bias current for pre-amplifiers.	500 µA
sha_bias	ai	Bias current for shaper-amplifiers.	22 µA
vref	ai	not in use. (recommended connected	
		to decoupling capacitor).	
ibuf	ai	Bias-current for output-buffer.	140 µA
outm	ao	Negative output signal (current)	
outp	ao	Positive output signal (current)	
vfs	ai	Control voltage to feedback	700 mV
		resistance in shaper-amplifier	
vfp	ai	Control voltage to feedback	-0.2 V^2
		resistance in pre-amplifier	
cal	ai	Test input signal	1 MIP
avdd	р	Analogue vdd	+2.0 V

p = power, di = digital in, do = digital out, ai = analogue in, ao = analogue out

*) These 'dummy' signals are recommended for high performance. They should be used to add complementary signals to the effective ones in order to minimise digital signal-feedthrough to the analogue output.

² see chapter 'Useful Hints'









Fig. 2 Chip geometry & pad placement (Not to scale - all dimensions in μ m. Please note that the referred co-ordinates are layout co-ordinates. Add 50-100 μ m on each side for scribe/cutting tolerances).





Fig. 3. Definition of input pad size and pitch.

5. Functional Description

As shown in Fig. 4 the chip consists of 128 identical parallel charge sensitive amplifiers. The output of all amplifiers enters corresponding inputs of a 128 channel multiplexer. The switches in the multiplexer are controlled by a bit-register which runs in parallel. The output of the mux. goes directly out of the chip via the output buffer (signal = '**outp**' - '**outm**'). Only one of the switches in the mux can be "on " at a time. That is one amplifier (channel) at a time can be seen on the output of the chip. The bit in the register ripples in sequence from the top- to the bottom- channel by clocking '**ckb**'. The clock can be stopped at any point which will leave the connection between the current channel and the output, which remains enabled.





Fig 4. VA1 Architecture

6. Normal mode of operation

The normal mode of operation is that the 128 inputs are connected to a detector from where the charge signal comes. After the physics event, each channel will integrate its eventual signal for 1 μ s. Usually, after the peak is reached (1 μ s), an external '**holdb**' signal should be applied to sample the value. Immediately after this a sequential read-out can be performed by activating the output bit-register using '**shift_in_b**' and '**ckb**'. See fig. 5 for an example of the timing in this mode. The logic part of the chip can be reset either by applying the '**dreset**' or, simply by running through a normal read-out once.



Fig 5. Read-out timing of VA1



7. Operation in test mode

Each of the inputs of the amplifiers can be accessed via the input pads on the left side, see Fig.4. In test mode, it is not necessary to connect any of these. Instead, the test facility of the chip can be turned on ('**test-on**'). This will enable another mux./bit-register on the input to run exactly in parallel with the output mux./bit-register. This input mux. connects all the inputs to the '**cal**' pad via a switch controlled by the bit-register. Also, in this case, only one connection at a time is possible and this connection will always correspond to the same channel as is connected in the output mux.



Fig. 6: VA1 circuits on a ceramic -PCB hybrid board



8. Useful hints

Use of 'cal'-input

When the '**cal**'-input is used in test mode an external capacitor (as close as possible to the pad) should be connected in series before the signal enters into the '**cal**' pad. A capacitor value of 1.8 pF is recommended. A voltage step of 2 mV gives hence an input signal charge of 3.6 fC (~ 1 MIP).

Generation of bias-currents/-voltages

Fig. 7. shows a possible approach for generating the necessary bias currents and voltages.

Adjustment of VFP

VFP adjusts the feedback resistor of the pre-amplifier. Lower values result in a higher feedback resistor thus at too negative values the pre-amplifier will stop working.

Termination of outputs

Fig. 8 shows a possible solution for termination of the outputs 'outm' and 'outp'.

Decoupling of power and bias lines

It is recommended to decouple the power and bias lines to GND.

9. Bias current generation





Fig 7. Bias current & Voltage generation



- Document Nr. VA1 version 1.4 date 14.05.97
- The information in this catalog is subject to change without prior notice.
- Information given by IDE AS is believed to be reliable. However, no responsibility is assumed for possible inaccuracies or ommision.

