

SEU STUDIES OF THE UPGRADED BELLE VERTEX DETECTOR FEE

Samo Korpar


University of Maribor and Jožef Stefan Institut

3-8 November 2002
VERTEX 2002

1. Motivation
2. Setup
3. Measurements
4. Summary and plans


The readout of the upgraded vertex detector is based on the VA1TA chip:



- ◆ channels: 128
- ◆ readout: multiplexed analog
- ◆ bias: all biases internally generated from single external current bias
- ◆ process: 0.35 μm N-Well CMOS, double-poly, triple metal with epitaxial layer
- ◆ die size: 9.28 mm \times 6.12mm
- ◆ thickness: \approx 725 μm



Basic readout unit:

- ◆ 512 channels (4 chips)
- ◆ parallel readout of all chips







SEU vulnerable parts:

- ◆ shift register for analog multiplexer (128 bit)
- ◆ shift register for chip control (680 bit)

Schematics of SEU correction circuit.

- ◆ shift register
- ◆ three parallel latches
- ◆ majority logic for valid bit
- ◆ SEU detection and correction





Requirements:

- ◆ every day availability
- ◆ testing of selective area

The method of testing the SEU with laser pulses has been chosen.

Requirements for the laser:

- ◆ short pulses (less than $\approx 100ps$)
- ◆ high energy deposited in active the volume per pulse ($\approx 1pJ$)
- ◆ small beam size

Gaussian beam focusing:

- ◆ beam size spreading



$$w(z) = w_0 \sqrt{1 + \left(\frac{\lambda z}{\pi w_0^2 n} \right)^2}$$

- ◆ focus spot size ($w_0 = 2\sigma$)

$$w_0 = \frac{2\lambda f}{\pi D}$$

- ◆ depth of focus - Rayleigh range $w(z_R) = \sqrt{2}w_0$

$$z_R = \frac{\pi n w_0^2}{\lambda}$$



Laser setup 1

- ◆ Ti:Al₂O₃ laser in pulse mode with repetition rate of 250kHz or 125kHz



$$\lambda \approx 800nm$$

$$\Delta t \approx 80fs$$


- ◆ fixed 10^{1.5} attenuator



- ◆ variable 1-1000 attenuator



- ◆ focusing and scanning




- ◆ beam expander (Melles Griot 06 GBF 001)
- ◆ focusing lens (Melles Griot 06 GLR 001)


$$D = 48mm$$

$$f = 120mm$$

- ◆ 2+1 D table with hybrid and photo-diode



- ◆ 2D steering table (x,y)
- ◆ 1D manual linear stage
- ◆ hybrid
- ◆ photo-diode with $100\mu\text{m}$ diameter aperture



For readout and biasing a VADAQ system with minor modifications is used (IDEAS)


- ◆ computer controlled via parallel port
- ◆ provides and monitors all supply and bias currents
- ◆ control and readout of the VA1TA chips
- ◆ used also for photo-diode current measurement

Monitored parameters:


- ◆ all bias and supply currents and voltages
- ◆ shift register for analog multiplexer
- ◆ 8 bit SEU signal counter (255 = overflow)
- ◆ shift register for chip control
- ◆ state of the valid bits
- ◆ photo-diode current




Determination of the focus position and spot size by scanning over the photo-diode with $100\mu\text{m}$ diameter aperture.

◆ $\sigma \approx 7\mu\text{m}$ →



scan across the aperture edge






Test sequence:

- ◆ move to position
- ◆ reset SEU counter
- ◆ wait for $\approx 0.5s$
- ◆ read SEU counter
- ◆ clock out the chip control register and count the number of flipped bits


- ◆ all the 0's in the shift register for chip control (REGOUT) that pass the laser point are flipped to 1

0 \rightarrow 1

◆ SEU counter



◆ REGOUT errors





Test sequence:




- ◆ move to position
- ◆ reset of shift register (all bits 1)
- ◆ clock one bit (0) thru the register and count the number of flipped bits

- ◆ 0 bit flipped to 1



0 → 1





- ◆ scan over the trim DACs area with higher pulse energy
- ◆ permanent change in chip control register observed



- ◆ number of the REGOUT errors as a function of the pulse energy



- ◆ number of the SEU pulses as a function of the pulse energy



- ◆ Setup for the SEU testing with laser has been constructed and is now being routinely used
- ◆ potential SEU sensitive spots were identified and compared with the chip layout

Next steps:

- ◆ go to a smaller spot size (using an additional beam expander)
- ◆ clarify open questions (permanent chip control register change)