



SEU STUDIES OF THE UPGRADED BELLE VERTEX DETECTOR FEE

Samo Korpar University of Maribor and Jožef Stefan Institut

> **3-8 November 2002** VERTEX 2002

- 1. Motivation
- 2. Setup
- 3. Measurements
- 4. Summary and plans



The readout of the upgraded vertex detector is based on the VA1TA chip:

- ♦ channels: 128
- readout: multiplexed analog
- bias: all biases internally generated from single external current bias
- ♦ process: 0.35 µm N-Well CMOS,double-poly, triple metal with epitaxial layer
- + die size: 9.28 mm \times 6.12mm
- + thickness: \approx 725 μ m



Basic readout unit:

- ◆ 512 channels (4 chips)
- parallel readout of all chips











SEU vulnerable parts:

- shift register for analog multiplexer (128 bit)
- shift register for chip control (680 bit)



VA1TA SEU detection and correction



Schematics of SEU correction circuit.

- ♦ shift register
- three parallel latches
- ✤ majority logic for valid bit
- ✦ SEU detection and correction









Requirements:

- ♦ every day availability
- ✦ testing of selective area

The method of testing the SEU with laser pulses has been chosen.

Requirements for the laser:

- short pulses (less than $\approx 100 ps$)
- + high energy deposited in active the volume per pulse ($\approx 1 p J$)
- small beam size

Laser beam characteristics

BELLE

Gaussian beam focusing:

beam size spreading

$$w(z) = w_0 \sqrt{1 + \left(\frac{\lambda z}{\pi w_0^2 n}\right)^2}$$

• focus spot size
$$(w_0 = 2\sigma)$$

$$w_0 = \frac{2\lambda f}{\pi D}$$

♦ depth of focus - Rayleigh range $w(z_R) = \sqrt{2}w_0$

$$z_R = \frac{\pi n w_0^2}{\lambda}$$





3-8 November 2002 VERTEX 2002

SEU studies of the upgraded BELLE vertex detector FEE (page 8)







beam expander (Melles Griot + 06 GBF 001)

Laser setup 2

✤ focusing lens (Melles Griot 06) GLR 001)

D = 48mm

f = 120mm

 \bullet 2+1 D table with hybrid and photo-diode







- ✤ 2D steering table (x,y)
- ♦ 1D manual linear stage
- hybrid
- ♦ photo-diode with $100 \mu m$ diameter aperture





For readout and biasing a VADAQ system with minor modifications is used (IDEAS)

- computer controlled via parallel port
- provides and monitors all supply and bias currents
- control and readout of the VA1TA chips
- used also for photo-diode current measurement

Monitored parameters:

- \blacklozenge all bias and supply currents and voltages
- shift register for analog multiplexer
- ♦ 8 bit SEU signal counter (255 = overflow)
- shift register for chip control
- state of the valid bits
- photo-diode current

Focus and spot size



Determination of the focus position and spot size by scanning over the photo-diode with $100 \mu m$ diameter aperture.











3-8 November 2002 VERTEX 2002

TA disable and global registers



250

200

150

100

50

0

Test sequence:

- move to position
- reset SEU counter
- wait for $\approx 0.5s$
- read SEU counter
- clock out the chip control register and count the number of flipped bits
- 22702 1000 22600 22498 29200 29400 29600 29800

x position [µm]

 all the 0's in the shift register for chip control (REGOUT) that pass the laser point are flipped to 1

 $0 \rightarrow 1$

✦ REGOUT errors

SEU counter



SHIFTOUT errors



Test sequence:

- move to position
- reset of shift register (all bits 1)
- clock one bit (0) thru the register and count the number of flipped bits
- ♦ 0 bit flipped to 1









- scan over the trim DACs area with higher pulse energy
- permanent change in chip control register observed













◆ Setup for the SEU testing with laser has been constructed and is now being routinely used

✤ potential SEU sensitive spots were identified and compared with the chip layout

Next steps:

- ✤ go to a smaller spot size (using an additional beam expander)
- clarify open questions (permanent chip control register change)