CDC status

NANAE TANIGUCHI (KEK)

7TH B2GM November 19, 2010

CDC session

7th B2GM, November 17, 2010

16:45->18:45 05 CDC (Rm 425)

16:45 Test chamber for 3D trigger (15) (Slides 🔂)	JaeBak Kim
17:00 3D trigger (15) (Slides 🚺)	Eunil Won
17:15 TRG in CDC (15) (Slides 1)	Yoshihito lwasaki
17:30 Status and scedule of electronics (15) (Slides 🔂)	Tomohisa Uchida
17:45 Charge division and test of 48ch board (30) (Slides	Nanae Taniguchi
18:15 Structure and schedule (15) (Slides)	Shoji Uno

members of NPC II group joined

CDC session

7th B2GM, November 17, 2010

16:45->18:45 05 CDC (Rm 425)

	Thursday 16:00	11 December 2008 R&D for CDC	upgrade	N. Taniguchi	[pdf]	
	-	44 D				
	Time	Title		Speaker	Slides	
	Link to Ind	lico agenda				
P	rogram (CD	C session)	1st B2GM	I, December 11,	2008	
18:15	Structure	and schedule	e (15') (ဲ Slides	l)	Shoj	i Uno
17:45	Charge di	vision and tes	t of 48ch board	d (30') (🦥 Slides	Nanae Tani	iguchi
17:30	Status an	d scedule of e	electronics (15') (🛎 Slides 🔂)	Tomohisa U	chida
17:15	TRG in CE	DC (15') (🖭 Slide	es 🔁)		Yoshihito lw	/asaki
17:00	3D trigge	r (15') (🏁 Slides	(🖾)		Euni	l Won
16:45	Test cham	ber for 3D tr	igger (15) (َ Sli	ides 🔁)	JaeBa	k Kim

Activity of CDC group (including software and 3D trigger group) is increasing





Fabrication of the CDC test chamber

- From July. 9 to August. 24

7th B2GM Korea Univ. Presented by Jaebak Kim

Jaebak Kim (Korea Univ.)

TEST CHAMBER FABRICATION

- For 3D trigger (L1 TRG) study, configuration is same as Belle II CDC, corresponding to outer 5 super-layers
- Jaebak Kim, Kyuntae Kim, Hyunki Moon, Chulwon Lee, Eunil Won (Korea Univ.), Min-Zu wang, and Juo Yu Fan (NTU)



Jaebak Kim (Korea Univ.)

COSMIC RAY DATA



data is collected from 14ch with CDC readout board (2009 ver.) cosmic ray data



FADC sum (energy loss)



data taking done successfully



Nanae Taniguchi (KEK) 7th Belle II collaboration meeting

Eunil Won (Korea Univ.)

Status of the 3D fitter

- Jaebak Kim (KU) started working on the fitter
 - understanding of the present code (by B.R.Ko) done
 - started working on transforming the code into integer space
- Kyungtae Kim (KU) started working on tsim
 - received basf2 tsim from Y. Iwasaki-san recently (timing info included)
 - able to make tsim event display

Eunil Won (Korea Univ.)

Things to Do

• 3D fitter

- New basf2 CDC geometry has to be in
- Move C++ program into integer space
- Use timing information to reach z_0 resolution ~ O(5) cm
- Write VHDL (very High Speed Integrated Circuits Hardware Description Language)
- Write identical C++ into tsim cdc
- results will be reported in Next B2GM
- chamber fabrication
 - finish cabling in this winter
 - test with new 48ch readout board

TRG in CDC

Y. Iwasaki @ B2GM 2010/11/17

Report about neutron irradiation







- Optical Transceiver
 - right emission recovered by power cycling
 - link with module become unstable, not recovered by power cycling
 - more investigation after the modules back

CDC Trigger Simulation

- Basic components were installed under basf2
- Directory structure in the library is under discussion
 - Library/cdc/...
 - Library/trigger/cdc/...
- Present version can simulate up to TSF
- Hardware module base simulation is necessary
 - Especially for 3D tracking developments
 - Input and output of each hardware module will be simulated
 - Simulated input can be sent to real hardware





charge division

Nanae Taniguchi (KEK)

Novemver 17, 2010 7th B2GM





- 6.3cm (4GHz sampling) is the best
- ~9cm resolution at 32MHz sampling (for CDC board)

~13cm resolution with 16ch readout board (previous measurements)

Nanae Taniguchi (KEK) 7th Belle II collaboration meeting

conclusion of charge division

The final results of charge division

- study with the AMP of lower input impedance
- 9cm resolution @~1.3 improvement (32MHz sampling)
- requirement is ~ 4cm

• There is little possibility to do charge division

 we will decide after confirmation of results of 3D TRG study in the end **Readout Electronics** 17 Nov. 2010 Tomohisa Uchida, E-sys, IPNS, KEK

Current Status

A new board has been produced

Received in the last month

Revising a ASIC(ver.2011)

- To fix problems
- Submit in Jan. 2011

FPGA firmware is under development test with 48ch board (ver.2010)

New readout board 48 inputs New ASICs Connector to the detector *սեսեսենենենեն* Timing I/F(RJ45) JTAG I/F(RJ45) ADC AD9212 High speed data link 48CH CDC READOUT (Rocket IO) for a trigger logic SFP (Ethernet port)

Signal processor (Xilinx Virtex5 FPGA)



Problems found

ASIC

protection circuits for Electrostatic Discharge

- Miss-implementation of diodes
- Employ a new checking tools
- ADC I/F voltage
 - Too high
 - Add a temporary circuit to adjust
- Layout in chip
 - sensitive against noise
- PCB (Print Circuit Board)
 FPGA signal connections

lest of 48 ch boar

Nanae Taniguchi (KEK)

November 17, 2010 7th B2GM CDC

set up







same way as previous test 5-layer test chamber, 14ch can be used same gas (He(50):C₂H₆(50)) same FPGA program (for ch16)

same analysis



pedestal



same mean value and RMS is better than previous measurement

there was common noise due to switching regulator in previous board

No common noise is found

cosmic ray data





HV=2.3kV

 $He:C_2H_6$

cosmic



1400

1600

800

1000 1200

nsec

status and problem

	STATUS
pedestal	better
common noise	OK
TDC distribution	looks OK
energy loss distribution	looks OK
signal shape (after pulse)	OK
cross talk	slightly large
efficiency	lower



lower gain

gain loss due to temporary circuit for adjustment

lower efficiency

high threshold against low gain

not able to decrease threshold because of unstable digital out



larger cross talk

sensitive against noise due to chip layout

Nanae Taniguchi (KEK) 7th Belle II collaboration meeting

summary of readout board

- KEK electronics group managed to operate
 - check, test, tune and adjust ..., hard work !
- Test with 5-layer test chamber
 - Generally speaking, 48ch board works
 - lower gain, lower efficiency and unstable operation voltage should be solved in next version
 - NTU people join the test and help us
- some problems were found, but we understand the sources of the troubles
- more detail study under progress

schedule for readout board

- Design and layout for new ASIC
- development of FPGA for 48ch
- Jan Submit production

Dec

Mar • ASIC bare chip delivered

- Apr test the ASIC chip
- May Design a readout board (layout of PCB)
- Aug Debug and test for readout board (ver.2011)

Nanae Taniguchi (KEK) 7th Belle II collaboration meeting

Structure and Schedule

Shoji Uno KEK 2010.11.17



CDC Schedule

	JFY		2010				2011				2012			2013					2014																				
Items		I	I II III IV				1 11		III IV		11	I III IV		I	11	111	IV		1	111	IV																		
Fixing outer radious	2010/06/01																																						
Wire configuration design	2010/6/1-2010/6/30																																						
Endplate design	2010/6/1-2010/11/30																																						
Bidding of structure	2010/12/20																																						
Endplate machining	2011/1/1-2011/3/31																																						
Drilling	2011/6/1-2011/11/30																																						
Assembling of Endplates	2011/12/1-2011/12/31																																						
Wire stringing	2012/1/1-2013/3/31																																						
Making small cell chamber	2012/8/1-2013/2/28																																						
Insertion of small cell chamber	2013/4/1-2013/4/10																																						
Tension measurement	2013/4/11-2013/4/30																																						
Gas leak test	2013/5/1-2013/8/31																																						
HV cabling	2013/9/1-2013/9/10																																						
HV test	2013/9/11-2013/10/31																																						
Signal cabling	2013/11/1-2013/11/30																																						
Readout board R&D	2009/04/01-2012/9/30																																						
Readout board mass production	2012/10/1-2013/9/30																																						
Preamp + Cooling water	2013/12/1-2014/2/28																																						
Cosmic ray Test at clean room	2014/3/1-2014/5/31																																						
Installation of CDC & Test	2014/6/1-2014/6/30																																						
Cosmic ray test on 1.5Tesla	2014/10/1-																																						

Most critical item

Making the small cell chamber

Especially , drilling 1.4mm-diameter holes of endplate

summary

- 3D trigger (L1 trigger)
 - test chamber (AUAVA) fabrication in progress
 - Fitter and TSIM in progress
- new readout board
 - new ASD ASIC
 - test with 5-layers test chamber
 - upgrade design and layout of ASD based on study

• FPGA

- virtex-5 (3rd larger) for CDC readout board
- vertex-6 for TRG

structure

- calculation of stress and deformation in progress
- shaping endplate of main part will start in JFY2010

Front-end and Merger



Data size : 1x48 + 4x16 + 2x16 = 144 (bit) Data flow : 144 x 62.5 M = 9 G (bps)

Power consumption

This is a preliminary result. Full functions have not been implemented on the FPGA.

12W/module (250mW/ch)

- > +5V, 0.6A (ASIC)
- > -5V, 0.02A (NIM I/F)
- > +1V, 1.6A (Digital)
- > +1.8V, 1.9A (Digital)
- > +3.3V, 1A (Digital)

Taniguchi-san will talk the details of the test results.

pedestal

check common noise

V_{th} = 130mV w/ chamber HV off









Nanae Taniguchi (KEK) 7th Belle II collaboration meeting

pedestal

check common noise

V_{th} = 130mV w/ chamber HV off





Nanae Taniguchi (KEK) 7th Belle II collaboration meeting

comparison

2009(16ch)





 $\frac{34.98}{179.6} = 0.20$

HV=2.3kV

 $He:C_2H_6$

cosmic

gain loss due to 50pF (~0.33)
1.4V/pC →1.1V/pC (0.79)
Additional circuit for ASIC operation (~0.67)

 $0.33 \times 0.79 \times 0.67 = 0.17$

Haxis [nsec] Vaxis=ADCx(-1) Waveform sampling





cross talk in ASD chip





raw data

512 510 512 511 509 510 510 509 511 510 511 510 511 509 508 510 39142 391 512 510 512 511 509 509 510 510 510 510 511 510 510 509 508 510 0 0 0 0 0 512 510 512 510 509 509 510 510 511 510 511 510 511 509 508 510 0 0 0 0 0 512 510 512 510 509 509 510 509 510 510 510 510 511 509 508 511 0 0 0 0 0 0 511 510 512 511 509 509 510 510 511 510 511 510 511 509 508 510 0 0 0 512 510 512 511 509 510 510 509 511 510 511 510 511 510 508 511 0 0 0 512 510 512 511 509 509 510 509 511 510 511 510 511 509 508 510 0 0 0 512 510 512 511 509 510 510 510 511 510 511 510 511 509 508 511 0 0 0 512 510 512 510 509 510 510 510 510 510 511 510 511 509 508 510 0 0 0 512 510 512 511 509 510 510 510 511 510 511 509 510 509 508 510 0 0 512 509 512 510 509 509 510 509 510 509 511 510 511 509 508 510 0 0 0 512 510 513 511 510 510 510 510 511 509 511 510 511 509 508 511 0 0 512 509 512 510 510 509 510 509 554 509 511 510 511 509 508 510 0 0 0 512 510 513 511 509 510 510 510 554 510 511 510 511 509 508 511 0 0 511 509 512 510 510 509 510 510 523 509 521 509 511 509 508 509 0 0 0 0 0 0 0 0 511 509 511 511 509 509 510 510 517 510 584 509 511 509 508 510 0 0 0 0 0 35426 512 510 512 511 510 510 510 510 521 510 528 509 511 509 509 511 0 0 0 0 0 511 508 512 510 509 508 509 509 512 509 516 509 511 509 507 509 0 0 0 0 0 512 510 513 512 509 510 511 511 510 511 510 511 509 508 511 0 0 0 0 0 0 0 0 35516 0 0 0 0 0 512 513 512 510 509 509 509 509 506 508 521 508 511 509 508 510 0 35558 512 522 512 510 509 509 510 509 508 510 510 509 511 510 508 510 0 0 0 512 515 513 511 510 510 510 510 512 510 510 510 511 509 508 511 0 0 0 511 511 512 510 509 509 510 509 510 509 514 509 511 509 508 510 0 0 0 0 512 511 512 511 509 510 510 510 510 510 510 510 511 509 509 511 0 0 0 0 512 508 512 510 509 509 510 509 508 509 508 509 510 509 508 510 0 0 0 512 509 512 511 509 510 510 510 509 510 509 509 511 509 508 511 0 0 0 0 0 0 512 509 512 511 509 510 510 510 509 510 509 510 511 509 508 510 0 0 0 0 0 0 0 0 511 509 512 510 509 509 509 509 508 509 509 510 511 509 508 510 0 0 0 0 0 0 0 0 dat1529/data_event1.dat (END)



TDC distribution (ver.09)



20 20 10 10 10 1800 2000 2200 2400 2600 **t_h3** Entries 1488 Mean 2141 RMS 82.48 Underflow 0 Overflow 0 Integral 1488



1800 2000 2200 2400 2600



1800 2000 2200 2400 2600

							t_h	15
8			;		ė.		Entries	699
			-				Mean	2182
			- 1		1		RMS	145.5
6			rđ	···1	ġ.	d	Underflo	w 0
				n II			Overflow	, 0
4	Ŀ;		Ш				Integral	699
-	- :		111					:
	: :		16	" '	Ϊİ.	.,		:
2							, n 1 · · · ·	···
	: :				IJ			:
^	•				.			
0	18	00 (200	0 22	200) 2	2400 20	500

HV=2.3kV He:C₂H₆ V_{th}=20mV cosmic



ADC sum distribution (ver.09)





better to take an asymmetry of pulse heigh max

• 6.3cm@0cm (4GHz sampling) is the best

~9cm resolution at 32-40MHz sampling (@0cm)

~13cm resolution with 16ch readout board (previous measurements)

Photos at drilling holes for the inner endplate of Belle-CDC. It was quite hard. It took long time to make it.



Drill for small cell part

チャック 60[¢]



Disassembling schedule

- Roll out: Dec-9
- Common stage and standing stage: Dec-27, 28

 –Night time: Removing CDC cables
 –Please come and help us.
- CDC removing jig: Jan-4,5
- CDC removing: Jan-6,7,8
 - -If you are interesting, please see it.
 - -CDC will be brought to Fuji experimental hall, temporally.
- Disassembling CDC jig: Jan-10